منابع مشابه
The Evaluation of a Novel Concurrent-Refresh-Aware DRAM System
The DRAM cell density has been continuously increased as technology scales. The increasing DRAM density requires longer refresh time because more rows need to be protected in a single refresh. Since no memory access is allowed during a refresh, the refresh penalty is no longer trivial and can incur significant performance degradation. To mitigate the refresh penalty, a ConcurrentREfresh-Aware M...
متن کاملTitle of dissertation : SCALABLE AND ENERGY EFFICIENT DRAM REFRESH TECHNIQUES
Title of dissertation: SCALABLE AND ENERGY EFFICIENT DRAM REFRESH TECHNIQUES Ishwar Singh Bhati Doctor of Philosophy, 2014 Dissertation directed by: Professor Bruce Jacob Department of Electrical and Computer Engineering University of Maryland, College Park A DRAM cell requires periodic refresh operations to preserve data in its leaky capacitor. Previously, the overheads of refresh operations w...
متن کاملCAM-based retention-aware DRAM (CRA-DRAM) for refresh power reduction
As the main component for modern main memory system, DRAM stores data by capacitors, which must be refreshed periodically to keep the charges. As the size and speed of DRAM devices continue to increase, the overhead of refresh has caused a great power and performance dissipation. In this paper, we proposed a CAM (content-addressable memory)-based Retention-Aware DRAM (CRA-DRAM) system, a hardwa...
متن کاملA A Comparative Study of Predictable DRAM Controllers
Recently, the research community has introduced several predictable DRAM controller designs that provide improved worst-case timing guarantees for real-time embedded systems. The proposed controllers significantly differ in terms of arbitration, configuration and simulation environment, making it difficult to assess the contribution of each approach. To bridge this gap, this paper provides the ...
متن کاملDynamic voltage frequency scaling-aware refresh management for 3D DRAM over processor architecture
ELECT Three-dimensional integrated systems that combine large-capacity dynamic random access memory (DRAM) with high-performance processors represent a promising solution to implementing high-performance computing. However, in such configurations stacked DRAM cells will inevitably be exposed to high temperatures generated by the processor, thereby necessitating DRAMs with high refresh rates dri...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Real-Time Systems
سال: 2011
ISSN: 0922-6443,1573-1383
DOI: 10.1007/s11241-011-9129-6